




Figure_1



Figure_2




Figure_3




05/12/19 10:56:50


Figure_4



Figure_5



Figure_6



Figure_7A

152

process Event_Pri ritizer

253

250

251

1 (4)

/* This process handles signals that alter event state, context activation state, or execution state (sleep, idle).

While Running, events, Signal Instructions, and loading the Event Mask are handled at once; while Ack, Init, Sleep, Wait, and Set/Clear FG are held on the process input queue until Mr. At Mr of execute (ien=1) cycles, any queued instruction (max=1/cycle) is processed, the context number, event flags (C-group 1) and event mask values are updated to reflect a possible context switch, and the slice count is decremented if the running context is in background. At Qr the activity flags are updated, then the highest priority active (fg) context, or current/next (bg) context is selected for execution at the next Mr, performing a context switch or going idle, starting at MF, as appropriate. */

```

dcl act BitString8 ;
dcl c#, curBg CtxNum ;
dcl e# EventNum ;
dcl evMask, evStatus
  Array(CtxNum, BitString8) ;
dcl fg BitString8 ;
dcl k, l, prev CtxNum ;
dcl sliceCount Natural ;
dcl val BitString8 ;
dcl waited BitString8 ;
  
```

```

signal ResetMark ;
signalset
  AckInst, ClearFG,
  Event, InitInst,
  LoadMask,
  Mr, MF, Qr, Reset,
  ResetMark, SetFG,
  SignalInst, Sleep,
  Wait,, Wake ;
  
```


252

```

imported ien Boolean ;
imported slice Natural ;
  
```


```

dcl exported asleep, csw, idle Boolean ;
dcl exported ctx as context CtxNum ;
dcl exported events, mask BitString8 ;
dcl exported nctx CtxNum ;
  
```




09213504 424798

Figure_7B




Figure_7C




952727 48567358


Figure_7D




Figure_8




Figure_9




Figure_10



Figure_11



05234956T260

[illegible]

Figure_13

678

Initialization Vectors		CS Word
		Addr
670	Context 0 Initialization Vector	0000
671	Context 1 Initialization Vector	0004
672	Context 2 Initialization Vector	0008
673	Context 3 Initialization Vector	000C
674	Context 4 Initialization Vector	0010
675	Context 5 Initialization Vector	0014
676	Context 6 Initialization Vector	0018
677	Context 7 Initialization Vector	001C

00000000000000000000000000000000

Figure_14

